<MMString:LoadString id="insertbar/flash" />
  •  Ease and Optimise Recruitments , with our Free Job Portal.

    Organise JDs online with your login account . SBJ in service between Employers and Candidates, for more than five years.

Employer Registration    Employer Login | Jobseeker Login
Job Seekers Home
 

View Job
Company Name
:
VINAZIN SOLUTIONS
Company URL
:
http://www.vinazinsolutions.com
Contact Person
:
DIWAKAR
Company type
:
Consultant
Job Title
:
SOC -Verification Engineer
City
:
Hyderabad
If City other
:
Functional Area
:
Engineering Design / R&D
Industry
:
Semiconductors/Electronics
Key Skills
:
> 4+ years verification experience of complex SOCs. > experience with OVM/UVM based constrained random verification. >4 years of hands-on experience with CPU based design/verification. > 4 years of experience with AXI/AHB. > Good knowledge of processor based system designs. > Excellent debugging skills. > In-Depth understanding of pre- and post-silicon verification, and validation methodology. > Design bring up and debug on FPGA.
Job Description
:
POSITION:- SOC -Verification Engineer (4+ years) Role: Verification methodology and infra development to work with Designers and Architects to define, and implement IP and SOC test, plan, Development and execution, in a team environment of self-checking tests for complex ASICs/FPGAs. Work closely with board, diagnostics and software teams for ASIC/FPGA bring-up Education Qualification : B.tech in Electronics and communication engineering Job Requirements: 4+ years verification experience of complex SOCs experience with OVM/UVM based constrained random verification years of hands-on experience with CPU based design/verification years of experience with AXI/AHB Good knowledge of processor based system designs Excellent debugging skills In-Depth understanding of pre- and post-silicon verification, and validation methodology Design bring up and debug on FPGA Nice to have: HW/SW cosimulation experience Experience with DFT methodologies and post-silicon bring up /debug of test vectors Hands-on experience with post-silicon bring up and debug Hands-on experience with FPGA debug Experience with Verilog/PSL/OVA assertions Salary: 8-15 LPA Location: Pune and Hyderabad Best Regrads, DIWAKAR.K, TAE, Vinazin Solutions, 7731059477.
Total Experience
:
 
Current Annual Salary
:
 
Basic/Graduation
:
B.Tech/B.E.
If Basic/Graduation Others
:
Post Graduation
:
If Post Graduation Others
:
Doctorate/Phd
:
Date Posted
:
02-07-2018
 

 

   
All rights reserved © 2012 - 2020 Shinebestjobs.